



CMOS Inverter



NMOS

1) $V_{GS} < V_{Tn}$ OFF
 threshold voltage of NMOS

2) $V_{GS} > V_{Tn}$ $V_{DS} < V_{GS} - V_{Tn}$
 Ohmic region

$$I_D = K_n \left[(V_{GS} - V_{Tn}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\frac{W}{L} \mu_n C_{ox} = \frac{W}{L} \mu_n \frac{\epsilon_r \epsilon_0}{t_{ox}}$$

channel width
channel length
electron mobility
gate dielectric capacitance per unit area
relative dielectric permittivity
oxide thickness

3) $V_{GS} > V_{Tn}$ $V_{DS} > V_{GS} - V_{Tn}$
 SATURATION REGION

$$I_D = \frac{1}{2} K_n (V_{GS} - V_{Tn})^2$$

PMOS $V_{Tp} < 0$
 threshold voltage of PMOS

1) OFF $V_{GS} > V_{Tp}$
 2) OHMIC REGION $V_{GS} < V_{Tp} < 0$

and $0 > V_{DS} > V_{GS} - V_{Tp}$
 (by definition)

$$I_D = K_p \left[(V_{GS} - V_{Tp}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


$$K_p = \frac{W}{L} \mu_p C_{ox}$$

hole mobility

3) SATURATION REGION


$V_{GS} < V_{Tp} < 0$, and $V_{DS} < V_{GS} - V_{Tp} < 0 \rightarrow I_D = \frac{1}{2} K_p (V_{GS} - V_{Tp})^2$

TRANSFER CHARACTERISTIC OF THE CMOS INVERTER



$$\begin{aligned} V_{in} &= V_{GSn} \\ V_{in} - V_{DD} &= V_{GSp} \\ V_{out} &= V_{DSn} \\ V_{out} - V_{DD} &= V_{DSp} \end{aligned}$$


nMOS
 OFF $V_{in} < V_{Tn}$
 OHMIC REGION $V_{in} > V_{Tn}$
 $V_{out} < V_{in} - V_{Tn}$



I-V Transfer characteristic of the CMOS inverter

- ① PMOS OHMIC REGION - NMOS OFF
- ② PMOS OHMIC REGION - NMOS SAT
- ③ PMOS SAT - NMOS SAT

→ Small circuit model



- ④ PMOS SAT - NMOS OHMIC REGION
- ⑤ PMOS OFF - NMOS OHMIC REGION

$$\begin{aligned} (g_{m_n} + g_{m_p}) V_{in} &= \frac{V_{out}}{r_{on} \parallel r_{op}} \Rightarrow \frac{V_{out}}{V_{in}} = -\frac{r_{on} \parallel r_{op}}{1} (g_{m_n} + g_{m_p}) \\ \frac{V_{out}}{V_{in}} &= -A_o \end{aligned}$$

Balanced inverter

when $V_{in} = \frac{V_{DD}}{2}$ then $V_{out} = \frac{V_{DD}}{2}$

IF THE PMOS AND NMOS CHARACTERISTICS ARE COMPLEMENTARY

$\rightarrow V_{Tp} = -V_{Tn} \rightarrow$ (obtain with doping)

AND

$$k_n = k_p \Rightarrow \frac{W_n \mu_n C_{ox}}{L_n} = \frac{W_p \mu_p C_{ox}}{L_p}$$

\uparrow min L \uparrow min L

$$W_n \mu_n = W_p \mu_p$$

TRADITIONAL CMOS

$$\mu_n \sim 2\mu_p \rightarrow W_p \sim 2W_n$$

MODERN CMOS

$$\mu_n = \mu_p \Rightarrow W_p = W_n$$



I-V CHARACTERISTICS FOR SMALL TRANSISTORS ($L < 100$ nm)

long transistor in SAT

$$I_D = \frac{k_n}{2} (V_{DD} - V_{Tn})^2 = I_{ON}$$

for $V_{GS} = V_{DD}$
 $V_{DS} = V_{DD}$

DRIFT
VELOCITY



mobile charge

$$Q \propto C (V_{DD} - V_{Tn})$$

$$v = \mu E = \mu \frac{(V_{DD} - V_{Tn})}{L}$$

$$I \propto Qv \propto (V_{DD} - V_{Tn})^2 \frac{L}{L}$$

\rightarrow IN SMALL TRANSISTORS

$$Q \propto C (V_{DD} - V_{Tn})$$

$$v \sim V_{sat}$$


$$I \propto Qv \propto (V_{DD} - V_{Tn})$$

$$I_{ON} = \frac{W E_{eff} V_{sat}}{L} (V_{DD} - V_{Tn})$$

I_{ON} DOES NOT DEPEND ON L

Propagation delay


Wednesday, October 5, 2016 4:14 PM



CMOS Logic Page 7

t_{PHL}


Wednesday, October 5, 2016 4:22 PM



CMOS Logic Page 8

$$t_{pHL} = \frac{C V_{DD}/2}{I_D} = \frac{C V_{DD}}{2 I_D} = \frac{C V_{DD}}{2 \cdot \frac{k_n (V_{DD} - V_{th})^2}{2}} = \frac{C V_{DD}}{k_n (V_{DD} - V_{th})^2}$$

what is C ?



$$C = C_w + C_{gsn} + C_{gs} + 2C_{gd} + 2C_{gl}$$

equivalent capacitance at the inverter output

$t < 0$ $Q = -C_{gd} V_{DD}$
 $t > 0$ $Q = +C_{gd} V_{DD}$
 $\Delta Q = 2C_{gd} V_{DD}$

$t < 0$ $Q = 0$
 $t > 0$ $Q = 2C_{gd} V_{DD}$
 $\Delta Q = 2C_{gd} V_{DD}$

\Rightarrow $2C_{gd}$

LONGER MOSFETS

$$t_{pHL} = \frac{C V_{DD}}{k_n (V_{DD} - V_{th})^2}$$

$\propto WL \propto L^2$
 $\frac{W_n}{L} \mu_n C_{ox}$

$$t_{pLH} = \frac{C V_{DD}}{k_p (V_{DD} - |V_{tp}|)^2}$$

$\frac{W_p}{L} \mu_p C_{ox}$

IF THE INVERTER IS BALANCED THEN $t_{pHL} = t_{pLH} = t_p$

$$f_{clock} = \frac{1}{t_{clock}} \ll \frac{1}{t_p}$$

$$t_p \propto L^2$$

- 1) $V_{DD} \uparrow$ $t_p \downarrow$ $f_{clock} \uparrow$
- 2) $\mu_n \uparrow$ $t_p \downarrow$ $f_{clock} \uparrow$
 $\mu_p \uparrow$
- 3) $L \downarrow$ $t_p \downarrow \downarrow$ $f_{clock} \uparrow \uparrow$

SMALL MOSFETS ($L < 100 \text{ nm}$)

Wednesday, October 5, 2016 5:00 PM

$$I_{DN} = \frac{W \epsilon_0 \epsilon_r}{t_{ox}} v_{sat} (V_{DD} - V_{th})$$

$$t_{pHL} = \frac{C V_{DD}}{2 I_{ONn}} = \frac{C V_{DD} t_{ox}}{2 W \epsilon_0 \epsilon_r v_{satn} (V_{DD} - V_{thn})}$$

$\propto WL \propto L^2$

$$t_{pLH} = \frac{C V_{DD}}{2 I_{ONp}} = \frac{C V_{DD} t_{ox}}{2 W_p \epsilon_0 \epsilon_r v_{satp} (V_{DD} - |V_{thp}|)}$$

$\propto L$

if $V_{DD} \uparrow$ $t_{pHL} \sim$

if $v_{satn} \uparrow$ $t_p \downarrow$ $f_{clock} \uparrow$
 $v_{satp} \uparrow$



if $L \downarrow$ $t_p \downarrow$ $f_{clock} \uparrow$

$t_p \sim L$

CMOS Logic Page 11

Power consumption

Tuesday, October 11, 2016 10:56 AM




< 1982 TTL (BJT)

> 1982 CMOS (MOS)

NMOS TRANSISTOR


Tuesday, October 11, 2016 11:02 AM

→ Transfer characteristics



CMOS Logic Page 13



Tuesday, October 11, 2016 11:13 AM



CMOS Logic Page 14

Dynamic Power Consumption

Tuesday, October 11, 2016 11:21 AM



① Energy spent by the power supply

$$E = \int V_{DD} i(t) dt = V_{DD} \int i(t) dt = V_{DD} C V_{DD} = \underline{\underline{C V_{DD}^2}}$$

energy stored on the capacitance

$$E_c = \frac{1}{2} C V_{DD}^2$$

② Power supply spend NO energy

ENERGY CONSUMPTION PER CYCLE $E = C V_{DD}^2$

CMOS Logic Page 15

Tuesday, October 11, 2016 11:31 AM

Dynamic power consumption $\underline{P_D = C V_{DD}^2 f_{clk}}$

$P_D = C V_{DD}^2 f_{clk} \alpha$ activity factor
 $0 < \alpha < 1$ (typically $\alpha \sim 0.1$)

for the whole chip

$$P_D = \sum_i C_i V_{DD}^2 f_{clk} \alpha = \underline{\underline{C_{TOT} V_{DD}^2 f_{clk} \alpha}}$$

$$P_S = \sum_i V_{DD} I_{OFF,i} = \underline{\underline{V_{DD} I_{OFF,TOT}}}$$

$$P_{TOT} = P_D + P_S$$

CMOS Logic Page 16

Scaling of CMOS technology

Tuesday, October 11, 2016 11:38 AM

$$\Rightarrow P_D = C V_{DD}^2 f_{clock}$$

$$\Rightarrow P_S = V_{DD} I_{OFF}$$

$$\Rightarrow t_p = \frac{C l_{DD}}{2 I_{ON}} = \frac{L}{2 v_{sat}} \left(\frac{V_{DD}}{V_{DD} - V_{th}} \right)$$

$$\Rightarrow t_{clock} \sim 2 t_p$$

$$\Rightarrow C \propto \frac{WL}{t_{ox}}$$

GENERALIZED SCALING

\Rightarrow scaling factor for VOLTAGE λ ($\lambda > 1$)

\Rightarrow scaling factor for GEOMETRY s ($s > 1$)

QUANTITY	SCALING FACTOR
W, L, t_{ox}	$1/s$
V_{DD}, V_{th}	$1/\lambda$
t_p	$1/s$
f_{clock}	s
P_D	$1/\lambda^2$
Area	$1/s^2$

CMOS Logic Page 17

Tuesday, October 11, 2016 11:47 AM

Phase 1

1980 \approx 1992

CONSTANT VOLTAGE SCALING

$$V_{DD} = 5V$$

$$\lambda = 1 \quad s > 1$$

$$\left[\frac{P_D}{A} \propto s^2 \right]$$

INCREASE OF POWER DENSITY PER UNIT AREA

Phase 2

1992 - 2002

CONSTANT FIELD SCALING

$$\lambda = s$$

$$\frac{P_D}{A} \text{ is CONSTANT}$$

CONSTANT POWER DENSITY PER UNIT AREA

$$\text{Computational performance} \propto \frac{1}{A} f_{clock} \propto s^3$$

$$\begin{array}{ccc} 1992 & - & 2002 \\ L & 0.5 \mu m & 0.13 \mu m \\ V_{DD} & 5V & 1.5V \end{array}$$

$$\rightarrow \begin{array}{c} t_{ox} \\ V_{th} \end{array}$$

$$\begin{array}{ccc} 1992 & - & 2002 \\ 7nm & - & 2nm \\ 1.5V & - & 0.7V \end{array}$$

GATE LEAKAGE

CMOS Logic Page 18

Phase 3

Tuesday, October 11, 2016 12:13 PM

Almost stopped VOLTAGE SCALING $\lambda \sim 1$
geometry scaling s

NO INCREASE OR REDUCTION OF f_{clock}

$$P_D = C V_{DD}^2 f_{\text{clock}} \propto \frac{1}{s}$$

$\uparrow \quad \uparrow \quad \uparrow$
 $\propto \frac{1}{s} \quad \sim 1 \quad \sim 1$

$$A \propto \frac{1}{s^2}$$

$$P_D/A \propto s$$

if λ is slight larger than 1
and f decreases we have

$$\frac{P_D}{A} \sim \text{constant}$$