




Convertitori DCDC Switched Capacitor (SC)

↳ inductor-less

Esempio: Ladder



Convertitori DCDC Pagina 1

↳ Slow Switching Limit SSL [low f_s]

- C_s reach final charge state during each phase
- we can neglect R_s

↳ Fast Switching Limit FSL [high f_s]

- Capacitors' voltages do not change.

Convertitori DCDC Pagina 2

SSL

• vettori moltiplicatori di carica

$$\text{phase 1)} \vec{a}^{(1)} = \begin{bmatrix} a_{out}^{(1)} & a_{c_1}^{(1)} & \dots & a_{c_n}^{(1)} & a_{in}^{(1)} \end{bmatrix}$$

↑
frazione della

carica che viene

fornita in uscita per ciascun periodo

per il ladder 3:1

$$\vec{a}^{(1)} = \begin{bmatrix} \frac{1}{3} & \frac{1}{3} & -\frac{1}{3} & \frac{2}{3} & -\frac{1}{3} \end{bmatrix}$$

$$\vec{a}^{(2)} = \begin{bmatrix} \frac{2}{3} & -\frac{1}{3} & +\frac{1}{3} & -\frac{2}{3} & 0 \end{bmatrix}$$

$E = \frac{1}{2} CV_0^2$
 $V: 0 \rightarrow V_0$
 $E_C = \frac{1}{2} CV_0^2$
 $E_R = CV_0^2$
 $i(t) = \frac{V_0}{R} e^{-\frac{t}{RC}}$
 $\int_0^{\infty} R i^2(t) dt = \frac{V_0^2}{R} \int_0^{\infty} e^{-\frac{2t}{RC}} dt = \frac{V_0^2}{R} \frac{RC}{2}$

erogata
 $\int V_0 \cdot i dt =$

Teorema di Tellegen

$$\vec{v} \cdot \vec{i} = 0$$

$$v_{out} i_{out} + \sum_{i \in \text{cap}} v_{c,i} i_{c,i} + v_{in} i_{in} = 0$$

$$\left\{ \begin{aligned} v_{out}^{(1)} a_{out}^{(1)} + \sum_{i \in \text{cap}} v_{c,i}^{(1)} a_{c,i}^{(1)} + v_{in}^{(1)} a_{in}^{(1)} &= 0 \\ v_{out}^{(2)} a_{out}^{(2)} + \sum_{i \in \text{cap}} v_{c,i}^{(2)} a_{c,i}^{(2)} + v_{in}^{(2)} a_{in}^{(2)} &= 0 \end{aligned} \right.$$

$$v_{out}^{(2)} a_{out}^{(2)} + \sum_{i \in \text{cap}} v_{c,i}^{(2)} a_{c,i}^{(2)} + v_{in}^{(2)} a_{in}^{(2)} = 0$$

a vuoto

$$a_{out}^{(1)} + a_{out}^{(2)} = 1 \quad -a_{c,1}^{(1)} = a_{c,1}^{(2)}$$

$$-v_{out}^{(1)} + v_{out}^{(2)} = \Delta v_{out}$$

Sommiamo

$$v_{out} + \sum_{i \in \text{cap}} [v_{c,i}^{(1)} - v_{c,i}^{(2)}] a_{c,i}^{(1)} + v_{in} [a_{in}^{(1)} + a_{in}^{(2)}] = 0$$

$$\Delta v_{out} = v_{out} - v_{out}^{(1)} = - \sum_{i \in \text{cap}} (v_{c,i}^{(1)} - v_{c,i}^{(2)}) a_{c,i}^{(1)}$$


Recircolare l'energia (1)

$$\frac{a_{c,1}^{(1)} q_{out}}{C_i}$$

$$\Delta v_{out} = - \sum_{i \in \text{cap}} \frac{a_{c,i}^2}{C_i} q_{out}$$

$$\Delta v_{out} = \left[- \sum_{i \in \text{cap}} \frac{a_{c,i}^2}{C_i f_s} \right] I_{out}$$

R_{out}^{SSL}



$$\left[\min R_{out} \text{ se } C_i \text{ o } a_{c,1} \right]$$

FSL


R_i resistance of switch i

vettori moltiplicatori di carica

$$a_s^{(1)} = \begin{bmatrix} s_1 & s_2 & s_3 & s_4 & s_5 & s_6 \\ \frac{1}{3} & 0 & \frac{1}{3} & 0 & -\frac{2}{3} & 0 \end{bmatrix}$$

$$a_s^{(2)} = \begin{bmatrix} 0 & \frac{1}{3} & 0 & \frac{1}{3} & 0 & -\frac{2}{3} \end{bmatrix}$$

switch i $i_{s,i}^{(1)} = 2 a_{s,i}^{(1)} q_{out} f_s$



Power dissipated internally

$$P_{FSL} = \sum_{i \in \text{switch}} \frac{1}{2} R_i \left[i_{s,i}^{(1)2} + i_{s,i}^{(2)2} \right] =$$

$$= \underbrace{q_{out}^2 f_s^2}_{I_{out}^2} \underbrace{\sum 2 R_i}_{R_{out}^{FSL}} \left[a_{s,i}^{(1)2} + a_{s,i}^{(2)2} \right]$$


ottimizza
se $w_i \propto a_{s,i}$

In generale $R_{out}^{NO} = \sqrt{\frac{SSL^2}{R_{out}} + R_{out}^{FSL}}$

Altre perdite

1) Switching loss $P_{sw} = f_s \sum_{i \in \text{switch}} C_{G,i} V_{G,i}^2 + C_{D,i} V_{D,i}^2 + C_{\phi,i} V_{\phi,i}^2$

$P_{sw} \propto f_s, A_{sw}$



2) Bottom plate parasitic capacitance

$P_{CAP} \propto f_s, A_{CAP}$ $P_{CAP} = f_s \sum_{i \in \text{cap}} C_{BP,i} V_{BP,i}^2$




3) Equivalent Serie Resistance

$P_{ESR} = I_{out}^2 R_{ESR}$




$$P_{LOSS} = \sqrt{P_{SSL}^2 + P_{FSL}^2} + P_{SW} + P_{CAP} + P_{ESR}$$

$$\eta \text{ Efficienza} = \frac{V_{out} I_{out}}{V_{out} I_{out} + P_{LOSS}} \approx \underline{\underline{50-90\%}}$$


SPAZIO DI PROGETTO : f_s, A_{CAP}, A_{SW}



ladder frazionario 2:5



• Dickson • 1:4



Flash Memories

