





# P-MCT - MOS-CONTROLLED THYRISTOR

$\sim 10^5$  celle in parallelo



CARATTERISTICA uguale al GTO








# P-MCT



# N-MCT





# N-MCT



NMCT

PMCT

# COMMUTAZIONE




## Power IC

$I_{max} \sim 50-100 \text{ A}$

$V_{max} < 1000 \text{ V}$


- Smart switch [con MOSFET, o con BJT]
- HV IC
- discrete

# Smart Switch (MosFET)



# Smart switch con BJT

diff. p+ di isolamento




↑ C


BJT

di Potenza

Hv lc



## HVIC using junction isolation




## HVIC using self-isolation

## Aspetti critici

### ① Thermal management

[i dispositivi di potenza  
hanno  $T$  più alta]




### ② Isolamento HV - LV

③ Interconnessioni tra i disp di potenza [che passano  
sopra il circuito LV]

→ Semiconduttori alternativi <

- GaAs [gap alto ( $1.43\text{eV}$ ) → funzion. alte T]
- [mobilità + alta ( $8000 \text{ cm}^2/\text{Vs}$ )]
- 



SiC → GAP alto [ $\approx 3\text{eV}$ ] → T alte

→ Alta conduttività termica  $[5 \frac{\text{W}}{\text{cm}\cdot\text{K}} \text{ vs } 1,5 \text{ del Si}]$

→ Campo elettrico di Breakdown

$$[4 \times 10^6 \frac{\text{V}}{\text{cm}}, \text{ vs } 3 \times 10^5 \frac{\text{V}}{\text{cm}}]$$

[GaN] → GAP alto [ $3-4\text{eV}$ ]

→ conduttività termica  $1,5 \frac{\text{W}}{\text{cm}\cdot\text{K}}$

→ Campo elettrico di Breakdown [ $4 \times 10^6 \frac{\text{V}}{\text{cm}}$ ]

