



# Electronica Digitale

$1 \rightarrow V_1 \sim V_{DD}$   
 $0 \rightarrow V_0 \sim 0$

PORTA NOT  



IN	OUT
1	0 → ①
0	1 → ②

Caratteristica di Trasferimento ideale  
 "Rigenerazione dei livelli logici"




## Caratteristica di trasferimento reale

DEVO AVERE  
 $V_{IL} > V_{OL}$   
 $V_{OH} > V_{IH}$   
 Per avere la rigenerazione dei livelli logici



$\text{Se } 0 < V_{in_1} < V_{IL} \rightarrow V_{OH} < V_{out_1} < V_{DD} \rightarrow V_{IH} < V_{in_2} < V_{DD}$   
 $\text{Se } V_{IH} < V_{in_1} < V_{DD} \rightarrow 0 < V_{out_1} < V_{OL} \rightarrow 0 < V_{in_2} < V_{IL}$

### Margini di rumore




$NM_L \equiv V_{IL} - V_{OL}$   
 $NM_H \equiv V_{OH} - V_{IH}$

Noise Margin  
 $NM = \min \{ NM_H, NM_L \}$   
 ↑ massima ampiezza del disturbo che non causa errori logici (al max  $NM = V_{DD}/2$ )

rumore disturbo

## FAN OUT


massimo numero di porte che una singola porta logica può pilotare



## FAN IN

massimo numero di ingressi che può avere una porta

### Tempo di propagazione



$t_{PLH}$   
 $t_{PHL}$   
 $t_{fall}$   
 $t_{rise}$   
 tempo di discesa  
 tempo di salita


il tempo di propagazione limita la massima frequenza di clock

$$t_{clock} = \frac{1}{f_{clock}} \geq 10 [t_{PLH} + t_{PHL}]$$

# Tecnologia CMOS

Inverter

Complementary MOS




ideale

$$V_{in} = V_{DD} \Rightarrow V_{out} = 0$$

$$V_{in} = 0 \Rightarrow V_{out} = V_{DD}$$


porte logica generale  $Y = f(A, B, C, D)$



se l'uscita deve essere alta se l'uscita deve essere bassa





## Potenza statica e potenza dinamica



Potenza statica: Potenza dissipata quando i livelli logici sono costanti

Potenza dinamica: Potenza dissipata quando i livelli logici variano

$$P_{DT} = P_S + P_D$$



PMOS

$$V_{GS} > V_{TP} \text{ OFF}$$

$$V_{in} - V_{DD} > V_{TP}$$

$$V_{in} > V_{TP} + V_{DD} \text{ OFF}$$

$$V_{in} < V_{TP} + V_{DD} \text{ ON}$$

$$\hookrightarrow V_{DS} < V_{GS} - V_{TP} \text{ SAT}$$

$$V_{out} - V_{DD} < V_{in} - V_{DD} - V_{TP}$$

$$V_{out} < V_{in} - V_{TP} \text{ SAT}$$

$$V_{out} > V_{in} - V_{TP} \text{ LIN}$$

$$① \quad 0 < V_{in} < V_{Th} \quad V_{out} = V_{DD} \quad \text{NMOS OFF} \quad \text{PMOS LIN}$$

$$② \quad V_{out} < V_{DD} \quad \text{NMOS SAT} \quad \text{PMOS LIN}$$

$$③ \quad \text{NMOS SAT} \quad \text{PMOS SAT}$$

$$④ \quad \text{NMOS LIN} \quad \text{PMOS SAT}$$

$$⑤ \quad V_{DD} + V_{TP} < V_{in} < V_{DD} \quad \text{NMOS LIN} \quad \text{PMOS OFF}$$



Valore di  $V_{in}$  quando  $V_{out} = V_{DD}/2$

siamo nel tratto  $\textcircled{5}$  → PMOS SAT NMOS SAT

$$\text{NMOS} \rightarrow I_D = K_n (V_{GS} - V_{Tn})^2 (1 + \lambda_n V_{DSn})$$

$$\text{PMOS} \rightarrow I_D = K_p (V_{GS} - V_{Tp})^2 (1 + \lambda_p |V_{DSp}|)$$


se  $V_{out} = \frac{V_{DD}}{2} \rightarrow V_{DSn} = |V_{DSp}|$

se:  $\lambda_n = \lambda_p$   
 $K_n = K_p$   
 $V_{Tn} = -V_{Tp}$

allora  $V_{in} = \frac{V_{DD}}{2} \rightarrow V_{out} = \frac{V_{DD}}{2}$


→ INVERTER BILANCIATO  
 o COMPENSATO

Tempo di propagazione di un inverter CMOS



$$C_{TOT} = C_w + C_{gs} + C_{gd} + 2C_{gd} + 2C_{gd}$$

(la carica richiesta da  $C_{gd}$  ad ogni transizione è  $2V_{DD}C_{gd}$ )




in sat.  $I_D = K_n (V_{DD} - V_{Tn})^2$   
 Costante  
 scarica a corrente costante

$$I_D \rightarrow \frac{dV_{out}}{dt} = -\frac{I}{C}$$

se  $V_{out} < V_{DD} - V_{Tn}$   
 il MOSFET è in zona lineare

$$R \rightarrow \frac{dV_{out}}{dt} = -\frac{V_{out}}{RC} \rightarrow \text{scarica } \sim \text{ esponenziale}$$



$$\frac{V_{DD}}{2} = V_{DD} - \frac{I_D}{C} t_{PHL} \rightarrow t_{PHL} = \frac{V_{DD} C}{2 I_D} = \frac{V_{DD} C}{2 K_n (V_{DD} - V_{Tn})^2}$$

$$t_{PLH} = \frac{V_{DD} C}{2 K_p (V_{DD} + V_{Tp})^2}$$

se l'inverter è compensato  
 $t_{PHL} = t_{PLH}$

$$K_n \uparrow \rightarrow t_{PHL} \downarrow$$

$$\mu W \left( \frac{E_{ox}}{t_{ox}} \right)$$

Sono i fattori principali per la riduzione di  $t_p$

### Potenza Dinamica

Carica delle capacità  
 $V_{out}$ : da 0V a  $V_{DD}$   
 $Q = C_{TOT} V_{DD}$

Potenza istantanea erogata dall'alim.  
 $P(t) = V_{DD} i(t)$   
 integrato sul tempo di carica  
 $E_{energia} = \int P(t) dt = V_{DD} \int i(t) dt = C_{TOT} V_{DD}^2$

Potenza media erogata dal generatore  
 $P_D = \frac{E_{energia}}{T} = f_{clock} C_{TOT} V_{DD}^2$

Potenza dinamica dissipata da un circuito integrato

$$P_D \approx \alpha \cdot P_{block} \cdot C_{CHIP} \cdot V_{DD}^2$$

↑ fattore di attività  
 ↑ Somma delle capacità di carico di tutto il chip

$$P_{TOT} = P_S + P_D$$

### Porte logiche complesse


#### 1. PORTA NAND

AB	Y	PDN	PUN
00	1	OFF	ON
01	0	ON	OFF
10	0	ON	OFF
01	1	OFF	ON
11	0	ON	OFF

porta NAND

#### 2. PORTA NOR

AB	Y	PDN	PUN
00	1	OFF	ON
01	0	ON	OFF
10	0	ON	OFF
11	0	ON	OFF




### Leggi di de Morgan

$$\begin{cases} \overline{(\overline{A+B})} = \overline{\overline{A+B}} = A+B \\ \overline{(\overline{A} \cdot \overline{B})} = \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A+B}} = A+B \end{cases}$$


$Y=1$  PUN È ON

$\overline{Y}=1$  PDN È ON

ES)  $Y = AB + CD \rightarrow \overline{Y} = \overline{AB + CD} = \overline{(\overline{AB}) \cdot (\overline{CD})} = \overline{(\overline{A+B}) \cdot (\overline{C+D})}$





$$\begin{aligned} Y = \overline{\overline{Y}} &= \overline{(\overline{A+B}) \cdot (\overline{C+D})} = \\ &= \overline{(\overline{A+B}) + (\overline{C+D})} = \\ &= A \cdot B + C \cdot D \end{aligned}$$



**Criterio di dimensionamento**

Per ogni porta logica e per ogni configurazione degli ingressi, il tempo di propagazione deve essere uguale o inferiore a quello di un inverter.

tempo di propagazione di una porta logica  $t_{pHL}$






$$K_1 = \frac{1}{2} \mu C_{ox} \frac{W_1}{L_1}$$

$$K_2 = \frac{1}{2} \mu C_{ox} \frac{W_2}{L_2}$$

Supponiamo che M1 e M2 siano in zona lineare

$$M1: I_D = 2K_1 (V_{GS1} - V_T) V_{DS1} = \frac{V_{DS1}}{R_1} \quad \left[ R_1 = \frac{1}{2K_1 (V_{GS1} - V_T)} \right]$$

$$M2: I_D = 2K_2 (V_{GS2} - V_T) V_{DS2} = \frac{V_{DS2}}{R_2} \quad \left[ R_2 = \frac{1}{2K_2 (V_{GS2} - V_T)} \right]$$




$$R^* = R_1 + R_2$$

$$\frac{1}{R^*} = \frac{1}{R_1} + \frac{1}{R_2}$$

$$\frac{L^*}{W^*} = \frac{L_1}{W_1} + \frac{L_2}{W_2}$$

nel caso in cui  $W_1 = W_2 \rightarrow W^* = W_1 = W_2$   
 $L^* = L_1 + L_2$



$$t_{pHL} = \frac{C_{ox} V_{DD}}{2K_n (V_{DD} - V_{Tn})^2}$$

$$t_{pLH} = \frac{C_{ox} V_{DD}}{2K_p (V_{DD} - V_{Tp})^2}$$

→ inverter bilanciato

$$V_{Tn} - V_{Tp} \rightarrow t_{pHL} = t_{pLH}$$

$$K_n = K_p$$

$$2\mu_n C_{ox} \frac{W}{L_n} = 2\mu_p C_{ox} \frac{W}{L_p} \rightarrow \mu_n \left(\frac{W}{L}\right)_n = \mu_p \left(\frac{W}{L}\right)_p$$

$$L = L_{min}$$

$$\rightarrow \mu_n W_n = \mu_p W_p$$

inverter  $W_n = W_{min}$

$$W_p \approx \frac{\mu_n W_n}{\mu_p}$$

per esempio  $n = 1.5$   
 $W_p = 2.25 W_{min}$


$$\left(\frac{W_n}{L_n}\right) = n = 2$$

$$\left(\frac{W_p}{L_p}\right) = 2 + 6$$

n: rapporto  $W/L$  dell'NMOS dell'inverter

rapporto  $W/L$  del PMOS dell'inverter

Es NAND




$$\left(\frac{W}{L}\right)_n = \left(\frac{W}{L}\right)_p = P$$

Occupazione di area  $\sim$  somme delle aree di gate di tutti i transistori

$$Area \sim \sum_i W_i L_i = \sum_i \left(\frac{W}{L}\right)_i L_i^2 =$$

$$Area \sim L_{min}^2 \sum_i \left(\frac{W}{L}\right)_i = L_{min}^2 [4n + 2p]$$




$$Y = \overline{ABC + \bar{B}} \quad \bar{Y} = ABC + \bar{B}$$

C \ AB	00	01	11	10
0	1	0	0	1
1	1	0	1	1

$$\bar{Y} = \bar{B} + AC$$

$$Y = \overline{\bar{B} + AC}$$



$Y = AB + CD \leftarrow$  SP

Qualunque funzione combinatoria si può esprimere come somma di prodotti (SP)

$\bar{Y} = \overline{AB + CD} = \overline{AB} \cdot \overline{CD} \leftarrow$  NAND-NAND

$\bar{Y} = \overline{(\bar{A} + \bar{B}) + (\bar{C} + \bar{D})} \leftarrow$  NOR-NOR

Area di NAND a 2 input:  $L_{min}^2 [4n+2p]$

Area di NOR a 2 input:  $L_{min}^2 [2n+4p]$

se  $n=2$   
 $p=5 \rightarrow$  NAND Area =  $L_{min}^2 \cdot 18$   
 NOR Area =  $L_{min}^2 \cdot 24$

occupazione d'area minore

NAND-NAND è la forma preferita delle reti combinatorie in tecnologia CMOS

Porte logiche basate su pass gate

l'ingresso A è a corrente costante

l'uscita non è mai flottante

PASS GATE

conduce se  $B=1$

Analizziamo le cariche avveziate per il PMOS

ie PMOS è saturato per le cariche, l'NMOS per le scariche


$t=0 \quad V_c=0$   
 $t=0^+ \quad B=1$   
 $V_{gs} = V_{gs} = V_{DD} - V_c$   
 $V_{ds} = V_{ds} = V_{DD} - V_c$   
 $V_{gs} = V_{gs} = -V_{DD}$   
 $V_{ds} = V_{ds} = V_c - V_{DD}$

## Porte tri-state (three state)

USCITA: 1, 0, Hi-Z


IN → OUT BUFFER TRI STATE

uscite in alta impedenza (PUN e PDN aperte)





## DECODER (decofificatore)

N ingressi · 1 variabile di controllo (Strobe)  
L uscite



se S = 1 una sola uscita è "attiva" per ogni combinazione degli ingressi  
se S = 0 nessuna uscita è attiva



n. di transistor

$N=2$

$L=4$

$24 + 12 = 36$

in generale

↳ L NAND e N+1

+ ingressi

↳ L+N inverter

#TR =  $L(N+1)2$

$+(L+N)2$



Es:  $N=4, L=16 \rightarrow \#TR=200$

## DeMUX (Demultiplexer)

1 ingresso, L uscite, N variabili di controllo

una sola uscita è attiva e riproduce l'ingresso, selezionata in base al valore delle variabili di controllo.

È lo stesso circuito del decoder




## Classificazione dei circuiti in base alla densità di integrazione

N u 10	SSI	Small Scale of Integration
~ 100	MSI	Medium SI
~ 10 <sup>3</sup>	LSI	Large
~ 10 <sup>4</sup> - 10 <sup>8</sup>	VLSI	Very Large SI
10 <sup>9</sup>	GSI	Giga SI

## Multiplexer


L ingressi, 1 uscita  
N variabili di controllo



Es.  
 $N=2$   
 $L=4$

a <sub>1</sub>	a <sub>0</sub>	Y
0	0	x <sub>0</sub>
0	1	x <sub>1</sub>
1	0	x <sub>2</sub>
1	1	x <sub>3</sub>

$Y = \bar{a}_1 \bar{a}_0 x_0 + \bar{a}_1 a_0 x_1 + a_1 \bar{a}_0 x_2 + a_1 a_0 x_3$



MUX a porte complesse

OR-AND

NAND-MAND


**MUX e porte complesse**

- 1) L NAND a (N+1) ingressi :  $L(N+1)2$  trans.
- 2) 1 NAND a L ingressi :  $2L$  trans
- 3) N inverter :  $2N$  trans.

TOTALE =  $2LN + 4L + 2N$

L=16  
N=4 → #trans 200


**MUX a pass gate**



**ENCODER (codificatore)**

L ingressi, N uscite ( $L \leq 2^N$ )  
 in ogni istante c'è un solo ingresso "attivo". L'uscita è la codifica dell'ingresso attivo


Es: L=8, N=3



ingresso attivo	$y_2 y_1 y_0$
$a_0$	000
$a_1$	001
$a_2$	010
...	...
$a_7$	111


**Encoder a diodi**

$L=4, N=2$   
attivo=alto=1




ci vuole un diodo (NON una resistenza)


**Encoder a BJT**



**Encoder a MOSFET**



**ROM Read Only Memory**



N ingressi → N bit di indirizzamento  
 $2^N$  wordline → Num. word da M bit  
 M uscite → contenuto della word  
 $2^N$  word de M bit

decoder  
 $N: 2^N$   
 encoder  
 $2^N: M$


memoria de  
 $2^N \cdot M$  bit

**Indirizzamento bidimensionale**

encoder quadrato

Eg: 1Kbit = 256 word da 4bit


8bit di indirizzo + di uscita



→ ROM ←

PRM Programmable ROM


EPROM Erasable



**Reti sequenziali**

↳ Latch bistabile

2 stati stabili





- ①  $v_{i1} = v_{i2} = 0$   
 $Q = 1$   $v_{u1} = v_{i2} = V_{DD}$
- ②  $v_{i2} = v_{i1} = 0$   
 $Q = 0$   $v_{u2} = v_{i1} = V_{DD}$

$v_{u2} = v_{u2}(v_{i2}) =$

$v_{i2} = v_{u1}(v_{i1})$

$v_{u2} = v_{u2}(v_{u1}(v_{i1}))$




se S=1, R=1 il latch conserva lo stato stabile

SR	Q	Q̄
11	conserva lo stato stabile Q=0, Q̄=1	
10	0	1
01	1	0
00	1	1

← Non è consentito perché non è uno stato stabile

**FLIP FLOP SR**




se clk=0 il latch conserva lo stato

se clk=1


S <sub>n</sub>	R <sub>n</sub>	Q <sub>n+1</sub>
0	0	Q <sub>n</sub>
1	0	1
0	1	0
1	1	non determinato

SR	Q
00	latch conserva
10	Q=1 (Q̄=0)
01	Q=0 (Q̄=1)
11	Non è consentito



$D_n$	$Q_{n+1}$
0	0
1	1

**FLIP-FLOP SR a 8 transistori**




se  $clk=0$   
il latch è isolato  
(conserva lo stato)

se  $clk=1$

SR	$Q \bar{Q}$
10	10
01	01
00	conserva lo stato
11	non sensuata (Q indetermin)

$S_n$	$R_n$	$Q_{n+1}$
0	0	$Q_n$
1	0	1
0	1	0
1	1	non det.

**FLIP-FLOP SR a 6 transistori**



$S_n$	$R_n$	$Q_{n+1}$
1	0	1
0	1	0
1	1	-
0	0	-

**RAM**


Random Access Memory

SRAM Static RAM  
DRAM Dynamic RAM

SRAM + più veloce  
DRAM + minor costo [densità+altà]  
+ minor consumo

Cache ← main PC → Memoria

**SRAM a 4bit**



LETTURA

$WE=0$

$L = Q_i$  dal latch che ho indirizzato  
 $R = Q$  con  $(a_1, a_0)$

SCRITTURA


$WE=1$

$D=1 \rightarrow \bar{Q}_i=0$  dal latch che  
 $Q_i=1$  ho indirizzato  
con  $(a_1, a_0)$

$D=0 \rightarrow Q_i=0$   
 $Q_i=1$

## DRAM

Cella di memoria = 1 transistor + 1 Capacità




informazione codificata nella carica della capacità

↳ C'è bisogno di un REFRESH ogni 40 ms


ES: se C di sia  $V_{DD}$   
 $Q = C V_{DD} = (C + C') V'$   
 $V' = \frac{C}{C+C'} V_{DD} \ll V_{DD}$  ha bisogno di un ampli. di  $\frac{C+C'}{C}$

## TIMER LM555



- 1)  $V_{TH} > \frac{2}{3} V_{cc}, V_{TR} > \frac{1}{3} V_{cc} \rightarrow RS=10 \rightarrow \text{OUTPUT}=0$   
DISCHARGE= GND
- 2)  $V_{TH} > \frac{2}{3} V_{cc}, V_{TR} < \frac{1}{3} V_{cc} \rightarrow RS=11$  da non utilizzare (lo stato del latch non può essere conservato)
- 3)  $V_{TH} < \frac{2}{3} V_{cc}, V_{TR} > \frac{1}{3} V_{cc} \rightarrow RS=00 \rightarrow \text{OUTPUT e DISCHARGE non variano}$
- 4)  $V_{TH} < \frac{2}{3} V_{cc}, V_{TR} < \frac{1}{3} V_{cc} \rightarrow RS=01 \rightarrow \text{output}=1$   
DISCHARGE= Hi Z


Generatore di impulso rettangolare [multivibratore monostabile]




$t_{so}$  a regime  
 Hp:  $V_{TR} = V_{cc} > \frac{1}{3} V_{cc}; V_{TH} = V_{cc} > \frac{2}{3} V_{cc}$   
 $Q=0 \bar{Q}=1 \rightarrow \text{discharge, gnd}$   
 NON è compatibile con Hp.

Hp  $V_{TR} = V_{cc} > \frac{1}{3} V_{cc}, V_{TH} = 0 < \frac{2}{3} V_{cc}$   
 $SR=00 \rightarrow \text{output} = 0$   
 discharge = gnd  
 $t_{so}$

$t_{so}^+$   $V_{TR} < \frac{1}{3} V_{cc}, V_{TH} = 0 < \frac{2}{3} V_{cc}$   
 $RS=01 \rightarrow \text{output} = 1, \text{ discharge} \rightarrow \text{hi Z}$   
 la capacità si carica con costante di tempo RC e asintota  $V_{cc}$   
 → quando  $V_{TR}$  supera  $\frac{1}{3} V_{cc}$  NON cambia niente (il latch conserva lo stato)  
 $t_{so}^*$   $V_{TH} \geq \frac{2}{3} V_{cc}, V_{TR} > \frac{1}{3} V_{cc} \rightarrow RS=10$   
 output = 0 discharge → gnd




Generatore d'onda rettangolare [multivibratore bistabile]



$V_{TH} = V_{TR}$   
 $\text{se } V_C > \frac{2}{3} V_{CC} \text{ output } \downarrow$   
 (discharge) 0  
 $\frac{1}{3} V_{CC} < V_C < \frac{2}{3} V_{CC} \text{ output con.}$   
 $V_C < \frac{1}{3} V_{CC} \text{ output } \uparrow$   
 (discharge hiZ)


$t=0 \quad V_C=0 \quad \text{output} \rightarrow \text{discharge} = \text{hiZ}$   
 C si carica con costante di tempo  
 $\tau_1 = (R_A + R_B)C$  e asintoto  $V_{CC}$

quando  $V_C = \frac{2}{3} V_{CC} \rightarrow \text{output} \rightarrow 0 \text{ discharge} = \text{gnd}$   
 C si scarica con costante di tempo  
 $\tau_2 = R_B C$  e asintoto 0V  
 quando  $V_C = \frac{1}{3} V_{CC} \rightarrow \text{output} \rightarrow 1 \text{ discharge} = \text{hiZ}$   
 C si carica con costante di tempo  $\tau_1$  e asintoto  $V_{CC}$




$T_2: \quad t^* < t < t^{**}$   
 $V_C(t) = A e^{-t/\tau_2} + B$   
 $V_C(t^*) = \frac{2}{3} V_{CC} = A e^{-t^*/\tau_2} + B$   
 $\lim_{t \rightarrow \infty} V_C = 0 \rightarrow B = 0 \quad A = \frac{2}{3} V_{CC} e^{t^*/\tau_2}$   
 $\frac{1}{3} V_{CC} = V_C(t^{**}) = \frac{2}{3} V_{CC} e^{-T_2/\tau_2} \rightarrow T_2 = \tau_2 \ln 2$   
 $T_2 = f_b C \ln 2$

$T_1: \quad t^{**} < t < t^{***}$   
 $V_C(t) = A e^{-t/\tau_1} + B$   
 $V_C(t^{**}) = \frac{1}{3} V_{CC} = A e^{-t^{**}/\tau_1} + B$   
 $\lim_{t \rightarrow \infty} V_C(t) = V_{CC} = B \quad A = -\frac{2}{3} V_{CC} e^{t^{**}/\tau_1}$   
 $\frac{2}{3} V_{CC} = V_C(t^{***}) = -\frac{2}{3} V_{CC} e^{-T_1/\tau_1} + V_{CC}$   
 $T_1 = \tau_1 \ln 2 = (R_A + R_B) C \ln 2$   
 $\rightarrow T = T_1 + T_2 = (\tau_1 + \tau_2) \ln 2 = (2R_B + R_A) C \ln 2$   
 $f = \frac{1}{T} = \frac{1}{(2R_B + R_A) C \ln 2}$




?  
 Stesso comportamento del circuito precedente



$t=0$   
 $V_c=0$   
 output = 1  
 $D=hiZ$   
 C si carica  
 con  $\tau = R_A C$   
 e si scarica a  $V_{cc}$


Es. 28/1/2010 n. 3



$R_1 = 5k\Omega$   
 $R_2 = 15k\Omega$   
 $C = 1\mu F$


Carica  
 $\tau_1 = (R_1 + R_2)C$   
 scarica  
 $\tau_2 = R_2 C$

- $V_c < \frac{1}{3} V_{cc} \rightarrow Q=1, D=hiZ$
- $V_c > \frac{2}{3} V_{cc} \rightarrow Q=0, D \rightarrow gnd$
- $\frac{1}{3} V_{cc} < V_c < \frac{2}{3} V_{cc} \rightarrow$  Conservazione dello stato




$t=0, V_c=0 \rightarrow Q=1, D=GND \rightarrow$  carica con  $\tau_1$   
 $T_1 = \tau_1 \ln 2 = 139ms$   
 $T_2 = \tau_2 \ln 2 = 10.4ms$   
 $T = T_1 + T_2 = 24.3ms$

12.1.2010 Es 4A




	AB	00	01	11	10
C	0	0	1	1	0
	1	1	1	1	0

$Y = B + C\bar{A}$   
 $\bar{Y} = \bar{A}\bar{B} + \bar{C}\bar{B}$





12.1.2010



$R_{in} = 1k\Omega$   
 $R_L = 500\Omega$   
 $A_v = 1000$

? fdt e RoF  
 Prelievo di tensione  
 Inserzione di tensione




$v_f = \beta v_u + R_{oF} i_f$   
 $i_u = \frac{v_u}{R_{iF}} + i_f$

$\beta = \frac{v_f}{v_u} \Big|_{i_f=0} = \left(1 + \frac{R_3}{R_4}\right) \cdot \frac{R_2}{R_2 + R_1} = -\frac{7}{4} \cdot \frac{2}{3} = -\frac{7}{6} = -1.17$

$R_{oF} = \frac{v_f}{i_f} \Big|_{v_u=0} \sim 0$  (ccv)


$R_{iF} = \frac{v_u}{i_u} \Big|_{i_f=0} = R_1 + R_2 = 3k\Omega$



$V_{op} = A_v V_s$       $V_u = V_{op} \cdot \frac{R_L / R_{i\beta}}{R_5 + R_L / R_{i\beta}}$   
 $A_e = \frac{V_u}{V_s} \Big|_{R=0} = A_v \frac{R_o \parallel R_{i\beta}}{R_5 + R_L \parallel R_{i\beta}} = 1000 \frac{600 \parallel 3000}{5000 + 600 \parallel 3000} = 78.85$


$A_F = \frac{A_e}{1 - \beta A_e} = \frac{0.85}{1 - 117} = -117$


$R_{OF} = \frac{R_5 \parallel R_{i\beta}}{1 - \beta A_e} \Big|_{R_L \rightarrow \infty} = \frac{R_5 \parallel R_{i\beta}}{1 - \beta A_e} \approx \frac{R_5}{\beta A_e} = \frac{5000}{117} = 4.28 \Omega$



SAT  $I_D = \frac{K_p}{2} (V_{GS} - V_{TP})^2 = \frac{1 \cdot 10^{-3}}{2} (5 - 2)^2 = 9 \mu A$   
 $\frac{dV_C}{dt} = \frac{I_D}{C} \Rightarrow V_C(t) = \frac{I_D}{C} t = \frac{9 \cdot 10^{-3}}{1 \cdot 10^{-9}} \cdot t = 9 \cdot 10^6 t$   
 $V_C(t^*) = \frac{V_{DD}}{2} \Rightarrow t^* = \frac{C V_{DD}}{I_D} = \frac{10^{-9} \cdot 5}{9 \cdot 10^{-3}} = 0.28 \mu s$   
 $t > t^* \rightarrow$  MOSFET in zone lineare  
 $I_D = K_p (V_{GS} - V_{TP}) V_{DS} \Rightarrow R_{eq} = \frac{1}{K_p (V_{GS} - V_{TP})} = \frac{1}{2 \cdot 10^{-3} \cdot 3} = 167 \Omega$

$t > t^*$   
 $V_C(t) = A e^{-t/\tau} + B$       $\tau = R_{eq} C = 0.167 \mu s$   
 $V_C(t^*) = 2V$   
 $\lim_{t \rightarrow \infty} V_C(t) = V_{DD} = 5V = B$   
 $V_C(t^*) = 2V = A e^{-t^*/\tau} + V_{DD} \Rightarrow A = (-V_{TP} - V_{DD}) e^{t^*/\tau}$   
 $V_C(t) = \frac{V_{DD}}{2} \Rightarrow A e^{-T/\tau} + B = \frac{V_{DD}}{2}$   
 $\frac{V_{DD}}{2} = [-V_{TP} - V_{DD}] e^{-T/\tau} + V_{DD} \Rightarrow T = t^* + \tau \ln \left( \frac{V_{DD} + V_{TP}}{V_{DD} - V_{DD}/2} \right)$   
 $= 0.28 \mu s + 0.167 \ln 1.2 = 0.31 \mu s$





$$t > 0 \quad v_c(t) = V_{cc} [1 - e^{-t/\tau}]$$

$$v_c(t_A) = \frac{2}{3} V_{cc} = V_{cc} [1 - e^{-t_A/\tau}]$$

$$t_A = \tau \ln 3 = 0.88 \ln 3 = 0.97 \text{ ms}$$

$$t > 10 \text{ ms} \quad v_c(t) = V_{cc} e^{-(t-T)/\tau} \quad T = 10 \text{ ms}$$

$$v_c(t_B) = \frac{1}{3} V_{cc} = V_{cc} e^{-(t_B-T)/\tau}$$

$$v_c(t_B) = \frac{1}{3} V_{cc} = V_{cc} e^{-(t_B-T)/\tau}$$

$$t_B = T + \tau \ln 3 = 10 + 0.88 \ln 3 = 10.97 \text{ ms}$$