

# Implementation strategies for digital design

Chip complexity grows faster than design productivity

From 1980: **Design gap**

Compound complexity growth rate

(#transistors/chip): **58%/Year**

Compound productivity growth rate

(Transistor/Person-month): **21%/Year**

→ Team size increases (now 1000)

**Productivity leaps are due to the introduction of new design technologies**

**Time:**  
**70s**



---

Programmable Logic Arrays

---

Standard cells

---

Macro cells, module compilers

---


Gate arrays

---


Reconfigurable hardware

---

## Complex digital ICs (e.g. Microprocessors)



## Semiautomatic placement and routing




## Intel 4004 – custom design

2300 PMOS

10  $\mu\text{m}$  process


Clock:  
108 KHz

Area:  
3 mm x 4 mm




Courtesy Intel


## Transition to Automation and Regular Structures




Intel 4004 ('71)




Intel 8080



Intel 8085



Intel 8286



Intel 8486

Courtesy Intel


# Tradeoff between flexibility and efficiency

## ADVANTAGES of Flexibility (Programmability):

- Reusable design of multiple applications
- Generic hardware with upgradable software

## DISADVANTAGES:

- Loss in performance: large overhead and slower operation (instruction decoding)
- Increase in energy consumption: same reason.



## Cost of an integrated circuit

Recurring Expenses  
(Variable costs)



Proportional to the  
Sales volume

+ Non Recurring Expenses  
(Fixed costs)



Independent of the  
Sales volume

Total cost of 1 chip =

$$\text{Variable cost of 1 chip} + \frac{\text{fixed costs}}{\text{\# of chips}}$$

## NRE (Fixed Costs) and RE (Variable Costs)

**NRE** = Time & Person Months required for the design  
+ production equipment related to the specific chip

$$\text{RE} = \frac{\text{cost of die} + \text{cost of die test} + \text{cost of packaging}}{\text{final test yield}}$$

% of good chips

$$\text{cost of die} = \frac{\text{cost of wafer}}{\# \text{dies per wafer} \times \text{die yield}}$$

% of good dies


## Die Yield

Empirical formula (for a modern CMOS process  $\alpha \sim 3$ )


$$\text{Die yield} = \left[ 1 + \frac{\# \text{ defects per unit area} \times \text{die area}}{\alpha} \right]^{-\alpha}$$

For example:  
1 defect/cm<sup>2</sup>

Die area	Yield
0.025 cm <sup>2</sup>	99%
0.25 cm <sup>2</sup>	78%
2.5 cm <sup>2</sup>	16.2%



# Implementation approaches to digital design



## Custom design

Transistor by transistor design of complete circuit

- [+] High performance
- [-] Time consuming → High cost of design  
→ High time to market

<b>WHEN</b>	Blocks that have to be used many times	e.g. Library Cells
	Very high volume ICs	e.g. Microprocessors
	Cost is not an issue	e.g. defense applications e.g. supercomputing applications




# Cell-based semicustom design


We need a **library of cells** to be used for the design

Type of library	
Standard cells	Logic gates, MSI circuits: Decoders, multiplexes, encoders
Macro cells	Memory Bank
Mega cells	Microprocessor, DSP, PCI interface


## 1<sup>st</sup> generation Standard Cell — Example



# Standard Cell – The New Generation




Cell-structure hidden under interconnect layers



Much denser structure: no space occupied by routing channels  
Routing occurs through higher interconnect layers

## Design at a high level of abstraction






## Suitable to Fabless industry model

<b>Fabless company</b>	Design + Testing + Sale	e.g. Marvell, Qualcomm Dialog Semiconductor, Altera, Xilinx
<b>Foundry</b>	Fabrication + Standard cells for Fabless	e.g. TSMC, UMC, SMIC
<b>IDM (Integrated Device Manufacturer)</b>	Design + Fabrication + Testing + Sale	e.g. INTEL, Samsung STM
<b>IP Vendor</b>	Macro cell library Soft Macromodules IP	e.g. ARM

## Macrocells or Macromodules

<b>Hard Macrocells</b>	Custom designed for a <b>specific CMOS</b> process	Predetermined functionality <b>AND</b> Predetermined physical implementation
		e.g. embedded microprocessor, embedded memory
<b>Soft Macrocells</b>	<b>Portable</b> to different CMOS Processes (Gate Netlist)	Predetermined functionality <b>but NO</b> physical implementation
		Typically provided by IP vendors [with software tools, testing procedures and tools]


# MacroModules




256×32 (or 8192 bit) SRAM

Generated by hard-macro module generator


## Soft MacroModules and IP



```
string mat = "booth";  
directive (multtype = mat);  
output signed [16] Z = A * B;
```



# Semicustom design flow



## Array-based implementation



Do not require a complete manufacturing run

<b>Gate array</b> (or Sea of gates)	Mask Programmable arrays
	Pre diffused wafers, ONLY Metal layers are missing
<b>Field Programmable Gate Array (FPGA)</b>	Complete separation between the manufacturing phase and the implementation phase
	Manufacturing phase has <b>large volumes</b> [+] <b>Short Time-to-market</b> and <b>LOW NRE</b> [-] <b>Performance loss</b> and <b>HIGH RE</b>

# How are cells programmed

## Fuse-based FPGA [Write Once]

- **Fuse:** Normally short circuits (a high current can blow up the fuse)
- **Antifuse:** Normally OPEN circuit (a high voltage can cause oxide breakdown and short circuit)



## Non volatile FPGA


Non Volatile memory that controls an interconnection.

## SRAM-based FPGA

(look up table)

## What type of logic can be programmed ?


Array-based programmable logic (e.g. PLA, PAL)




Any combinatorial function [any AND-OR Function]

# Cell-based programmable logic

Look Up Table based logic cells: Any combinatorial logic




## Sea of gates



Courtesy LSI Logic



# RAM-based FPGA



Xilinx XC4000ex


Courtesy Xilinx

## Xilinx Virtex UltraScale

Value	Deliverables
Programmable System Integration	<ul style="list-style-type: none"><li>• Up to 5.5M System Logic Cells at 20nm using 2<sup>nd</sup> generation 3D IC</li><li>• Integrated 100G Ethernet MAC and 150G Interlaken cores</li></ul>
Increased System Performance	<ul style="list-style-type: none"><li>• Up to two speed-grade improvement with high utilization</li><li>• 30G transceivers for chip-to-chip, chip-to-optics, 28G backplanes</li><li>• 16G backplane capable transceivers at half the power</li><li>• 2,400 Mb/s DDR4 for robust operation over varying PVT</li></ul>
BOM Cost Reduction	<ul style="list-style-type: none"><li>• Up to 50% lower cost – half the cost per port for Nx100G systems</li><li>• VCXO and fractional PLL integration reduces clocking component cost</li><li>• 2,400 Mb/s DDR4 in a mid-speed grade</li></ul>
Total Power Reduction	<ul style="list-style-type: none"><li>• Up to 40% lower power vs. previous generation</li><li>• Fine granular clock gating with ASIC-like clocking</li><li>• Enhanced logic cell packing reduces dynamic power</li></ul>
Accelerated Design Productivity	<ul style="list-style-type: none"><li>• Footprint compatibility with Kintex UltraScale devices for scalability</li><li>• Seamless footprint migration from 20nm planar to 16nm FinFET</li><li>• Co-optimized with Vivado Design Suite for rapid design closure</li></ul>

## IC Production – Installed capacity

**Worldwide Capacity by Product Type as of Dec-2012**  
(Installed Monthly Capacity in 200mm-Equiv. Wafers x1000)



Source: IC Insights

## IC Production Breakdown by Region

**Regional Capacity by Product Type as of Dec-2012**  
(Installed Monthly Capacity in 200mm-Equiv. Wafers x1000)

Product	Americas	Europe	Japan	Korea	Taiwan	China	ROW	Total
Analog	323.5	328.3	391.9	31.5	19.2	153.5	139.4	1,387.4
Memory	382.9	29.3	1,109.1	1,821.8	1,194.3	338.3	362.0	5,237.4
Logic	341.1	167.8	704.2	363.1	37.7	70.9	106.5	1,791.3
Micro	727.2	326.4	251.1	26.3	5.1	11.2	146.6	1,493.8
Foundry	296.5	135.5	124.5	254.6	1,899.0	737.3	543.3	3,990.7
Other	50.0	128.5	119.2	67.5	10.1	19.8	201.3	596.5
<b>Total</b>	<b>2,121.3</b>	<b>1,115.7</b>	<b>2,700.1</b>	<b>2,564.7</b>	<b>3,165.4</b>	<b>1,330.8</b>	<b>1,499.0</b>	<b>14,497.0</b>

Source: IC Insights

Korea, Japan ~ 2x Europe  
Taiwan ~ 3x Europe