A sub-1 V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity

Luca Magnelli¹, Felice Crupi²,a,†, Pasquale Corsonello² and Giuseppe Iannaccone³

¹Danube Mobile Communications Engineering GmbH & Co KG, Intel Mobile Communications, Freistädter Straße 400, 4040, Linz, Austria
²Dipartimento di Ingegneria Informatica, Modellistica, Elettronica e Sistemistica, University of Calabria, Via P. Bucci 42C, 87036, Rende, Italy
³Dipartimento di Ingegneria dell’Informazione, University of Pisa, Via G. Caruso 16, 56122, Pisa, Italy

ABSTRACT

We present the design of a nanopower sub-threshold CMOS voltage reference and the measurements performed over a set of more than 70 samples fabricated in 0.18 μm CMOS technology. The circuit provides a temperature-compensated reference voltage of 259 mV with an extremely low line sensitivity of only 0.065% at the price of a less effective temperature compensation. The voltage reference properly works with a supply voltage down to 0.6 V and with a power dissipation of only 22.3 nW. Very similar performance has been obtained with and without the inclusion of the start-up circuit. Copyright © 2013 John Wiley & Sons, Ltd.

KEY WORDS: voltage reference; subthreshold CMOS; low voltage; low power

1. INTRODUCTION

Ultra-low-power, low-voltage design requirements are crucial in emerging applications such as portable medical devices, microsensor nodes and passive RFIDs. For such portable systems, power consumption reduction becomes essential to extend the battery lifetime and/or the communication range. This leads to a strong demand for circuit building blocks operating with low supply voltages and low power consumption. Among them, voltage reference circuits are ubiquitous; they are broadly used in analog and digital systems to generate a DC voltage independent of process, supply voltage and temperature variations [1–7]. Recently, we proposed a temperature compensated sub-threshold CMOS voltage reference which operates with a supply voltage down to 0.45 V and with a power dissipation of only 2.6 nW [1]. In this work, we propose an alternative configuration of sub-threshold nanopower CMOS voltage reference by introducing a cascode-like current-mirroring scheme in the current reference in order to remarkably improve the line sensitivity (LS) with a suboptimal temperature compensation.

2. PROPOSED VOLTAGE REFERENCE

The circuit topology of the proposed voltage reference with start-up is shown in Figure 1. As in the case of [1], all transistors are biased in the sub-threshold region.

*Correspondence to: F. Crupi, Dipartimento di Ingegneria Informatica, Modellistica, Elettronica e Sistemistica, University of Calabria, Via P. Bucci 42C, 87036, Rende, Italy.
†E-mail: felice.crupi@unical.it

Copyright © 2013 John Wiley & Sons, Ltd.
The current reference section generates the current via $M_{1,3}$, that is镜影在活跃的负载（$M_{10}$）将补偿温度效应在生成的参考电压，$V_{\text{REF}}$。在当前参考架构，$V_{\text{GS2}}$ 可以表达为 $V_{\text{GS1}}$ 和 $V_{\text{GS3}}$ 的和。因此，如[1]中解释的那样，生成的电流可以表达为，

$$I_D(T) = \alpha \mu T^2 \exp\left(\frac{AT + B}{CT}\right)$$

(1)

其中 $T$ 是绝对温度，$\mu$ 是电子电荷率，而 $A, B$ 和 $C$ 是独立于温度的。根据 Eq. 1 生成的电流被注射到 $M_{10}$ 从而获得温度补偿的电压参考[1]。确实，考虑 $M_2$ 是高阈值电压，NMOS 和 $M_{1,3,10}$ 是标准阈值电压晶体管，输出参考电压是

Figure 1. Schematics of the proposed voltage reference.

Figure 2. Layout of the proposed voltage reference.
approximately equal to the difference between the threshold voltages of the high voltage and standard threshold voltage nMOSFETs. A more detailed analysis about the temperature compensation concept can be found in [1], where the mentioned temperature compensation theory is discussed.

In the present circuit, the introduction of a cascode-like current-mirroring scheme in the self-biased current reference is key to improve line sensitivity. In particular, $M_1$ acts as a cascode device, thus shielding $M_1$ from $V_{DD}$ variations. In the previous configuration [1], the drain current of $M_1$ can vary according to $V_{DD}$ variations, because of DIBL effect, while in the present configuration, the $I_{D1}$ variation is significantly reduced thanks to the additional cascode device $M_4$. Clearly, the reduced sensitivity of the reference current to the power supply variations decreases the overall LS of the voltage reference. This improvement comes at the cost of the additional voltage headroom consumed by $M_4$.

3. MEASUREMENT RESULTS

The proposed voltage reference with and without the start-up section has been fabricated in UMC 0.18 $\mu$m CMOS process. The circuit layout with start-up circuit is shown in Figure 2. The occupied chip

![Figure 3](image1.png)

Figure 3. Measured output voltage as a function of power supply at room temperature and zoom in the $V_{DD}$ operating range.

![Figure 4](image2.png)

Figure 4. Measured reference voltage as a function of temperature for several voltage supply levels.
### Table 1. Comparison with low-voltage nanopower CMOS voltage references.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.18 μm</td>
<td>0.18 μm</td>
<td>0.35 μm</td>
<td>0.35 μm</td>
<td>0.18 μm</td>
<td>0.18 μm</td>
<td>0.18 μm</td>
<td>0.35 μm</td>
</tr>
<tr>
<td>$V_{DD}$ (V)</td>
<td>0.7</td>
<td>0.45 to 2</td>
<td>1.1 to 4</td>
<td>0.9 to 4</td>
<td>0.6 to 2.3</td>
<td>1 to 2.5</td>
<td>0.85 to -</td>
<td>1.4 to 3</td>
</tr>
<tr>
<td>$I_{supply}$ (nA)</td>
<td>37@0.6 V</td>
<td>7@0.45 V</td>
<td>-21@1.1 V</td>
<td>40@0.9 V</td>
<td>&lt;<a href="mailto:40@0.7V">40@0.7V</a></td>
<td>46@1 V</td>
<td>6@0.85 V</td>
<td>214@1.4 V</td>
</tr>
<tr>
<td></td>
<td>37@1.8 V</td>
<td>8@1.8 V</td>
<td>-24@4 V</td>
<td>55@4 V</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>$V_{BEF}$ (mV)</td>
<td>259.0</td>
<td>263.5</td>
<td>96.6±4.0</td>
<td>670</td>
<td>-220</td>
<td>548</td>
<td>650</td>
<td>745±25</td>
</tr>
<tr>
<td>$T_{range}$ (°C)</td>
<td>0.065</td>
<td>0.440</td>
<td>0.090</td>
<td>0.270</td>
<td>~2.730</td>
<td>-</td>
<td>0.31</td>
<td>0.002</td>
</tr>
<tr>
<td>$LS$ (%/V)</td>
<td>$V_{DD}$=0.6 V</td>
<td>$V_{DD}$=0.45 V</td>
<td>$V_{DD}$=3 V</td>
<td>$V_{DD}$=0.9 V</td>
<td>-</td>
<td>$V_{DD}$=1 V</td>
<td>-</td>
<td>$V_{DD}$=2 V</td>
</tr>
<tr>
<td>$PSRR$ (dB)</td>
<td>-44.0 sim.)</td>
<td>-45.0</td>
<td>&lt;-60</td>
<td>-47</td>
<td>-41</td>
<td>-54@100Hz</td>
<td>-65</td>
<td>-45</td>
</tr>
<tr>
<td>$Low\ freq\ \leq\ 100Hz$</td>
<td>(-40.3 sim.)</td>
<td>(-12.2 sim.)</td>
<td>&lt;-40</td>
<td>&lt;-40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>~ -22@10kHz</td>
</tr>
<tr>
<td>$Area\ (mm^2)$</td>
<td>0.0298</td>
<td>0.0430</td>
<td>0.0189</td>
<td>0.0450</td>
<td>0.0040</td>
<td>0.0036</td>
<td>-</td>
<td>0.0550</td>
</tr>
</tbody>
</table>
area is 0.0298 mm². As shown in Figure 3 for a typical sample, in the \( V_{DD} \) range \([0.6;1.8]\) V, \( V_{REF} \) varies just a few tenths of millivolts, thus leading to an LS of 0.065%/V. Notwithstanding, adding a transistor in the stack of the left branch of the current reference increases the \( V_{DDmin} \) from 0.45 V to 0.6 V. The temperature coefficient (TC) of the proposed configuration is 462 ppm/°C, around three times higher than in the case of [1]. In Figure 4, the \( V_{REF} \) dependency on temperature for a typical sample is shown. In order to understand the temperature behavior, process corner simulations of the post layout circuit configuration were performed before fabrication. Nevertheless, they showed a worst case TC of only 32 ppm/°C. A possible reason for the observed difference may be the inaccuracy of the employed BSIM3v3.2 models in capturing the temperature behavior in the sub-threshold region. A comparison with the best previous sub-1-μW CMOS voltage references is reported in Table I. The comparison with [1–6] indicates that the proposed voltage reference achieves the lowest LS (in [6] no LS measurements are mentioned). In terms of power dissipation, it only consumes more than [1] and the simulated circuit in [6]. From a comparison with our previous configuration [1], it follows that the introduction of the cascode transistor in the current reference architecture was successful in terms of LS; it has been improved by a factor 10× with the new solution.

Among sub-1-μW voltage references, [7] exhibits a LS lower than the proposed solution, but at the cost of a higher \( V_{DDmin} \) and a power consumption overhead of more than one order of magnitude. Table II summarizes the measurement results, providing mean and standard deviation values of the most relevant figures of merit with and without the start-up circuit. Similar performance has been obtained in both cases, thus implying that the inclusion of a well-designed start-up circuit does not appreciably degrade the performance of the voltage reference. It is worth noting that in 35 samples without the start-up circuit, we never observed the DC operating point of zero current. This observation suggests that the start-up circuit could be removed thus reducing the occupied chip area. The area occupied by proposed circuit decreases from 0.0298 mm² to around 0.0200 mm² if the startup circuit is removed.

4. CONCLUSION

We presented a nanopower sub-threshold CMOS voltage reference fabricated with 0.18 μm CMOS process. The reference voltage can be approximated by the difference of transistor threshold voltages. The circuit exhibits an extremely low LS of only 0.065% at the price of a relatively high TC of 462 ppm/°C. The voltage reference properly works with a supply voltage down to 0.6 V and with a power dissipation of only 22.3 nW. No appreciable differences have been observed between the behaviours of circuits with and without start-up block.

REFERENCES